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I. INTRODUCTION
E
XCIMER laser crystallization of a-Si is an attractive technique for realizing low-temperature 350 C poly Si thin-film transistors (TFTs) on glass [1] , [2] . The field-effect electron mobility, , of the poly Si TFTs fabricated by conventional excimer laser crystallization is around 100 cm V s, which limits the use of poly Si TFTs for other circuitries, such as DAC and pixel memory. The of poly Si is lower than that of MOS transistors since the electrically active grain boundaries create potential barriers that hinder the motion of carriers in poly Si TFTs. However, the performance of these TFTs can be improved by fabricating them such that their current flow direction is parallel to the grain boundaries (GBs) [3] . Many ways to achieve the lateral solidification [4] (one-dimensional location control of grain) and TFT fabricated parallel to the GBs have been reported [5] , [6] . However, the presence of random GBs and its spread in number and direction leads to transistor characteristics inferior to their MOSFET counterparts. TFTs fabricating inside a grain, i.e., single-crystalline Si (c-Si) TFTs [7] have improved the charac- teristics, however the improved electrical performance of the c-Si TFTs compared to that of the poly Si TFTs will allow us to integrate system circuits as well as driver circuits with display, i.e., "to produce a system on glass." For producing c-Si TFTs on glass, it is essential to locate the large grain at the desired position on the substrate, i.e., two-dimensional location control. Precise location control of the grain allows us to eliminate the grain boundaries from the active area of the TFT. The position of the grain can be controlled by local melting/unmelting of the Si film. We controlled the position of the grain by modifying the substrate with conventional photolithography rather than by spatially modifying the incident laser energy density. The -Czochralski (grain filter) process [8] provides a precise way to control the position of the grain in excimer laser crystallization. The c-Si TFTs fabricated inside a location-controlled grain by this -Czochralski (grain filter) process showed on average a of 430 cm V s [9] . The rather high subthreshold swing S (0.70 V/dec) was improved to 0.45 V/dec by employing a high-quality electron cyclotron resonance plasma-enhanced chemical vapor deposition (ECR-PECVD) SiO as a gate insulator [10] owing to the remote plasma process and the high electron density in the plasma.
The S value is, however, still higher than those of MOSFETs [11] and recently reported poly Si TFTs [12] . In this paper, mainly to improve the S value, we investigated the following effects on the TFT characteristics. First of all, we studied the effect of the position of the TFTs inside a grain. So far, we located the channel of the c-Si TFTs above the grain filter. The characteristics might be limited by defects near the bottom of grain filter. Furthermore, the location-controlled grain has planar defects, which are mainly coherent 3 twin boundaries and are radially distributed from the grain filter center. It has been suggested that the defective planes that are perpendicular to the current flow direction impede the ON-current [13] . In this paper, we have fabricated TFTs with and without a grain filter and with various current flow directions. Moreover, we have investigated the effect of the pulse duration of the excimer laser. It was reported that by using an excimer laser with a long pulse duration, one can improve the crystal quality [14] and grain size [15] as it offers slow heat flow toward the substrate. Furthermore, thin Si and thin gate oxide should lead to a decrease in the S value. The effects of Si and the gate oxide thickness were also investigated. 
II. EXPERIMENT
The TFTs used in this experiment were fabricated with the -Czochralski process [8] ; a schematic diagram of the c-Si TFT is shown in Fig. 1 . Thermally oxidized c-Si wafers were patterned with a grid of 0.75 m deep cavities with a diameter of 1.0 m by plasma etching. Subsequently, a silicon dioxide was deposited by plasma-enhanced chemical vapor deposition (PECVD) using tetraethylorthosilicate (TEOS) and oxygen at 350 C. With this process, the diameter of the larger cavity was decreased to a final value below 100 nm. Next, 100, 150, or 250-nm-thick a-Si was deposited by LPCVD using silane at 545 C. The samples having 250-nm a-Si were crystallized with an XeCl excimer laser ( 308 nm, pulse duration 56 ns) with various energy densities at an elevated temperature of 450 C. Some of the samples with 250 nm a-Si were crystallized with an XeCl excimer laser having longer pulse duration of 200 ns. The samples having 100 or 150 nm a-Si were crystallized with a longer pulse duration of 200 ns, using an XeCl excimer-laser with various energy densities at an elevated temperature of 400 C. In both cases the samples are irradiated with one shot of the excimer laser. Fig. 2 shows a cross-sectional transmission electron microscope (TEM) image of grain, which shows that grain growth starts from the unmelted Si seed and a single grain is selected during the vertical growth. A scanning electron microscope (SEM) image of the grid of location-controlled grains with a spacing of 6 m after Seccos etching is shown in Fig. 3 . After the formation of the location-controlled grains, oxygen plasma treatment was carried out to passivate the trap states and dangling bonds in the bulk silicon. Subsequently, the crystallized Si film was patterned into islands by reactive ion etching. The channel region of the TFTs is designed such that the single grain covers the entire channel area. The channel position with respect to the grain filter determines the direction of the channel current flow with respect to the grain structure, as shown in Fig. 3 .
Then, 80-or 120-nm ECR-PECVD SiO was deposited as a gate insulator at room temperature and annealed in water vapor at 333 C [12] . As reference, 150-nm LPCVD SiO was deposited on some of the samples at 425 C. The gate electrode was then formed with sputtered Al at room temperature. The channel length and width, measured by SEM, was 1.87 and 2.03 m, respectively. The source and drain were doped with phosphorus by ion shower [16] using an Al gate pattern as a mask, and subsequently annealed at 300 C for 4 h in nitrogen ambient. Afterward, a passivation oxide, source and drain electrode were formed. No hydrogenation was carried out later. As reference, TFTs on silicon on insulator (SOI) with {100} orientation and a Si thickness of 100, 150, or 250 nm were fabricated with the same process conditions. For statistical study of the TFT characteristics, 30 transistors were measured for each position and process condition. 
III. RESULTS AND DISCUSSION
A. Effect of Channel Position
As shown in Fig. 3 , the position of the TFT channel was shifted along X, Y or diagonal XY direction with respect to the center of the grain filter (C), while the current flow direction was kept in the X direction. The shift of the channel with respect to the center of the grain filter is 1.5 m. Fig. 4 shows the transfer characteristics of the c-Si TFTs having 250-nm-thick silicon crystallized with the short pulse duration and 120-nm-thick ECR-PECVD SiO as a gate insulator fabricated for various channel positions. The energy density of the excimer laser pulse was 1.025 J/cm . when the channel position was shifted from the top of the grain filter (C), the transfer characteristics improved dramatically. Table I shows , S value, off-current and threshold voltage V with standard deviation for c-Si TFTs having ECR-PECVD SiO as a gate insulator. The for these devices is evaluated in the linear region at a low drain voltage . The subthreshold slope S was calculated as the maximum slope in the subthreshold region. It is obvious from Table I that c-Si TFTs at the X position give the highest , lower S, and lower , while c-Si TFTs on the C position give the lowest , the highest S, and the highest . The high of the c-Si TFTs (597 cm s) at the X position is attributed to the fact that the carriers do not encounter the boundaries because these are parallel to the direction of current flow. The drastic improvement in S is a result of the absence of the grain filter, which has a high trap state density near the bottom, in the active channel region. Fig. 5 shows the transfer characteristics of the c-Si TFTs having 250-nm-thick silicon crystallized with short pulse duration and 150-nm-thick LPCVD SiO as a gate insulator fabricated at various positions at laser energy density 1.025 J/cm . Table II shows the , S, and of the c-Si TFTs having 150-nm-thick LPCVD SiO as a gate insulator. The shifting of channel position from the center of grain filter hardly improved the characteristics of the TFTs. This difference originates from the worse interface characteristics of LPCVD SiO , which screens the effects of trap states in the grain filter. The value of the interface density of states of SiO deposited by ECR-PECVD and LPCVD calculated from the high-frequency and quasi-static capacitance-voltage (C-V) characteristics of a MOS capacitor was 2 10 and 5 10 cm eV , respectively [10] .
B. Effect of Crystallization Energy Density
Fig . 6 shows the value with the standard deviation as a function of laser energy density for each position of the c-Si TFTs having ECR-PECVD SiO as a gate insulator. At low energy density, is lower for all positions due to small grain size. As crystallization energy density increases, the melt depth of grain filter and hence grain size increases [17] . On other hand, the C position gives the highest at low energy density, because the grain size is too small to cover the entire channel at the other positions at this energy density. However, the for XY starts to saturate at the highest energy density because this position is farthest from the grain filter. For all positions, the value increased with the energy density. This is because of a large melt depth with higher irradiation energy and hence a decreased number of random GBs. After reaching its maximum slightly decreases with high irradiation energy densities. This could be caused by an increased surface or interface roughness. Fig. 7 shows S as a function of laser energy density for TFTs having ECR-PECVD SiO as a gate insulator. The S value followed a similar trend as for except the behavior of TFTs at C: an abnormal peak at moderate energy densities shown in Fig. 7 . It is not well understood, but this might be attributed to the fact that the melt reaches the void of a-Si inside the grain filter. As the melt depth reaches the void in the grain filter, increasing the total amount of trap states by the increased surface area. Like , and improved with increasing the laser energy density.
C. Effect of Pulse Duration
Crystallization was performed with an excimer laser having pulse duration of 200 ns for some of 250-nm-thick silicon samples. Fig. 8 shows with standard deviation of the c-Si TFTs of 250-nm-thick Si having 120-nm-thick ECR-PECVD SiO as a gate insulator for various channel positions in a grain as a function of energy density for the crystallization. As in the case of a shorter pulse duration, the mobility increases with energy density and the X direction gave the best value. Compared with the shorter pulse duration counterparts, the maximum of the mobility is slightly higher. This is attributed to the fact that the long pulse duration excimer laser [14] creates crystallized film with a better microstructure owing to the slow heat conduction to the substrate during solidification and hence a low solidification velocity [15] . Fig. 9 shows the S value of 250-nm-thick Si having 120-nm-thick ECR-PECVD SiO as a gate insulator for various channel positions in a grain as a function of energy density for crystallization. There is no significant difference in the S values for the different positions, as compared that for the shorter pulse duration counterparts. This suggests that the longer pulse excimer laser crystallization produces a grain filter with a better microstructure as well. 
D. Effect of Silicon Thickness
To investigate the effect of the silicon thickness, we have fabricated TFTs with various silicon thicknesses, , of 100, 150, or 250 nm having a 120-nm ECR-PECVD as a gate insulator. Fig. 10 shows that both and S degraded with decreasing silicon thickness. S can be described as [10] 10 1
where is the bulk trap state density per unit volume, the thickness of Si, and the gate oxide capacitance per unit area. The increase in S suggests that increased although decreased. This means that increases significantly with decreasing . It has been reported that with the decreasing , planar defects inside the location-controlled grain increase [17] .
E. Effect of Gate Insulator Thickness
To examine the effect of the gate insulator thickness, TFTs were fabricated with a 80-or 120-nm-thick ECR-PECVD SiO gate insulator having a silicon thickness of 150 nm. Table III shows the and S value of the c-Si TFTs for different gate oxide thicknesses with a 150-nm-thick silicon. The S value drastically improved to 0.17 V/dec by applying the 80-nm gate oxide. It is quite clear from (1) that as we increase the C by thinning the gate insulator, the S value improves dramatically and approaches the thermal voltage.
, however, decrease with the gate insulator thickness. The reason for this decrease is not well understood.
IV. CONCLUSION
The influence of the channel position inside a location-controlled grain on the characteristics of TFTs was investigated. For 250-nm-thick silicon, S drastically improved to 0.2 V/dec when the grain filter was not located in the channel region. This suggests a higher trap state density in the grain filter. The c-Si TFTs with LPCVD gate SiO do not show such a significant improvement in S since the large value for LPCVD SiO screens the effect of the position inside a grain. The c-Si TFTs having no grain filter in the channel and whose current flow is directed radially with respect to the grain filter gave a high of 597 cm s on average. This is because here, planar defects, which are mainly coherent grain boundaries and often grow radially from the grain filter, do not impede the carrier motion. Furthermore, S was improved to 0.17 V/dec by thinning of the gate insulator and the active Si layer thickness down to 80 and 100 nm, respectively. Nevertheless, decreased with the gate insulator thickness as well as with Si layer thickness. Since thin silicon produces more defects during laser crystallization, the increased number of defects inside a grain causes the decrease in . The superior performance suggests that the c-Si TFT is attractive for future system circuit integration in AMLCD and also for three-dimensional integration of ICs. 
